Sciweavers

5762 search results - page 766 / 1153
» R-tree: A Hardware Implementation
Sort
View
ITC
1998
IEEE
114views Hardware» more  ITC 1998»
15 years 11 months ago
BETSY: synthesizing circuits for a specified BIST environment
This paper presents a logic synthesis tool called BETSY (BIST Environment Testable Synthesis) for synthesizing circuits that achieve complete (100%)fault coverage in a user specif...
Zhe Zhao, Bahram Pouya, Nur A. Touba
MICRO
1998
IEEE
75views Hardware» more  MICRO 1998»
15 years 11 months ago
Improving Prediction for Procedure Returns with Return-address-stack Repair Mechanisms
This paper evaluates several mechanisms for repairing the return-address stack after branch mispredictions. The return-address stack is a small but important structure for achievi...
Kevin Skadron, Pritpal S. Ahuja, Margaret Martonos...
CAV
1998
Springer
103views Hardware» more  CAV 1998»
15 years 11 months ago
You Assume, We Guarantee: Methodology and Case Studies
Assume-guarantee reasoning has long been advertised as an important method for decomposing proof obligations in system veri cation. Re nement mappings (homomorphisms) have long bee...
Thomas A. Henzinger, Shaz Qadeer, Sriram K. Rajama...
CPE
1998
Springer
123views Hardware» more  CPE 1998»
15 years 11 months ago
A Modular and Scalable Simulation Tool for Large Wireless Networks
This paper describes a modular and scalable simulation environment, called GloMoSim, to evaluate end-to-end performance of integrated wired and wireless networks. GloMoSim has been...
Rajive Bagrodia, Mario Gerla
SIGMETRICS
1998
ACM
110views Hardware» more  SIGMETRICS 1998»
15 years 11 months ago
LoGPC: Modeling Network Contention in Message-Passing Programs
In many real applications, for example those with frequent and irregular communication patterns or those using large messages, network contention and contention for message proces...
Csaba Andras Moritz, Matthew Frank