5762 search results - page 765 / 1153 » R-tree: A Hardware Implementation |
216
click to vote
ICECCS
1998
IEEE
15 years 11 months ago
1998
IEEE
Software architecture is receiving increasingly attention as a critical design level for software systems. As software architecture design resources (in the form of architectural ...
181
click to vote
IPPS
1998
IEEE
15 years 11 months ago
1998
IEEE
Abstract. High speed networks are now providing incredible performances. Software evolution is slow and the old protocol stacks are no longer adequate for these kind of communicati...
184
click to vote
ISCA
1998
IEEE
15 years 11 months ago
1998
IEEE
Modern processors improve instruction level parallelism by speculation. The outcome of data and control decisions is predicted, and the operations are speculatively executed and o...
143
click to vote
ISCA
1998
IEEE
15 years 11 months ago
1998
IEEE
Control-flow misprediction penalties are a major impediment to high performance in wide-issue superscalar processors. In this paper we present Selective Eager Execution (SEE), an ...
141
click to vote
ISCA
1998
IEEE
15 years 11 months ago
1998
IEEE
In the past decade. there has been much literature describing various cache organizatrons that exploit general programming idiosyncrasies to obtain maxrmum hit rate (the probabili...