Sciweavers

5762 search results - page 764 / 1153
» R-tree: A Hardware Implementation
Sort
View
MSS
1999
IEEE
110views Hardware» more  MSS 1999»
15 years 11 months ago
Eurostore - Initial Design and First Results
A European consortium formed by science and industrial partners have started the EuroStore project1 to develop and market a Hierarchical Storage Management System (HSM) together w...
Martin Gasthuber, Patrick Fuhrmann, Duncan Roweth
MTDT
1999
IEEE
68views Hardware» more  MTDT 1999»
15 years 11 months ago
Unbalanced Cache Systems
The new concept of an unbalanced, hierarchicallydivided cache memory system is introduced and analyzed. This approach generalizes existing cache structures by allowing different m...
David L. Rhodes, Wayne Wolf
FPL
1999
Springer
147views Hardware» more  FPL 1999»
15 years 11 months ago
Synthia: Synthesis of Interacting Automata Targeting LUT-based FPGAs
This paper details the development, implementation, and results of Synthia, a system for the synthesis of Finite State Machines (FSMs) to field-programmable logic. Our approach us...
George A. Constantinides, Peter Y. K. Cheung, Wayn...
ASYNC
1998
IEEE
122views Hardware» more  ASYNC 1998»
15 years 11 months ago
A Fast Asynchronous Huffman Decoder for Compressed-Code Embedded Processors
This paper presents the architecture and design of a high-performance asynchronous Huffman decoder for compressed-code embedded processors. In such processors, embedded programs a...
Martin Benes, Steven M. Nowick, Andrew Wolfe
HPCA
1998
IEEE
15 years 11 months ago
Comparative Evaluation of Latency Tolerance Techniques for Software Distributed Shared Memory
A key challenge in achieving high performance on software DSM systems is overcoming their relatively large communication latencies. In this paper, we consider two techniques which...
Todd C. Mowy, Charles Q. C. Chan, Adley K. W. Lo