Sciweavers

5762 search results - page 745 / 1153
» R-tree: A Hardware Implementation
Sort
View
ISCA
2003
IEEE
101views Hardware» more  ISCA 2003»
16 years 9 days ago
Overcoming the Limitations of Conventional Vector Processors
Despite their superior performance for multimedia applications, vector processors have three limitations that hinder their widespread acceptance. First, the complexity and size of...
Christoforos E. Kozyrakis, David A. Patterson
ISCAS
2003
IEEE
128views Hardware» more  ISCAS 2003»
16 years 9 days ago
Robust digital image-in-image watermarking algorithm using the fast Hadamard transform
In this paper, a robust and efficient digital image watermarking algorithm using the fast Hadamard transform (FHT) is proposed for the copyright protection of digital images. This...
Anthony Tung Shuen Ho, Jun Shen, A. K. K. Chow, J....
ISQED
2003
IEEE
85views Hardware» more  ISQED 2003»
16 years 9 days ago
Interoperability Beyond Design: Sharing Knowledge between Design and Manufacturing
The nature of IC design has is necessarily evolving to a more data-centric design flow in which EDA tools share a common information in a design database without the negative cost...
D. R. Cottrell, T. J. Grebinski
ITC
2003
IEEE
222views Hardware» more  ITC 2003»
16 years 9 days ago
Race: A Word-Level ATPG-Based Constraints Solver System For Smart Random Simulation
Functional verification of complex designs largely relies on the use of simulation in conjunction high-level verification languages (HVL) and test-bench automation (TBA) tools. In...
Mahesh A. Iyer
ITC
2003
IEEE
110views Hardware» more  ITC 2003»
16 years 9 days ago
An extension to JTAG for at-speed debug on a system
When developing new designs, debugging the prototype is important to resolve application malfunction. During this board design debug, often a few pins of an IC are measured to che...
Leon van de Logt, Frank van der Heyden, Tom Waayer...