Sciweavers

5762 search results - page 735 / 1153
» R-tree: A Hardware Implementation
Sort
View
DATE
2005
IEEE
115views Hardware» more  DATE 2005»
16 years 20 days ago
Power Attack Resistant Cryptosystem Design: A Dynamic Voltage and Frequency Switching Approach
— A novel power attack resistant cryptosystem is presented in this paper. Security in digital computing and communication is becoming increasingly important. Design techniques th...
Shengqi Yang, Wayne Wolf, Narayanan Vijaykrishnan,...
FCCM
2005
IEEE
115views VLSI» more  FCCM 2005»
16 years 20 days ago
FIFO Communication Models in Operating Systems for Reconfigurable Computing
Increasing demands upon embedded systems for higher level services like networking, user interfaces and file system management, are driving growth in fully-featured operating syst...
John A. Williams, Neil W. Bergmann, X. Xie
ICCAD
2005
IEEE
98views Hardware» more  ICCAD 2005»
16 years 20 days ago
An architecture and a wrapper synthesis approach for multi-clock latency-insensitive systems
— This paper presents an architecture and a wrapper synthesis approach for the design of multi-clock systems-on-chips. We build upon the initial work on multi-clock latency-insen...
Ankur Agiwal, Montek Singh
ICECCS
2005
IEEE
236views Hardware» more  ICECCS 2005»
16 years 19 days ago
Detecting Malicious JavaScript Code in Mozilla
The JavaScript language is used to enhance the clientside display of web pages. JavaScript code is downloaded into browsers and executed on-the-fly by an embedded interpreter. Br...
Oystein Hallaraker, Giovanni Vigna
IPPS
2005
IEEE
16 years 19 days ago
Designing Scalable FPGA-Based Reduction Circuits Using Pipelined Floating-Point Cores
The use of pipelined floating-point arithmetic cores to create high-performance FPGA-based computational kernels has introduced a new class of problems that do not exist when usi...
Ling Zhuo, Gerald R. Morris, Viktor K. Prasanna