Sciweavers

5762 search results - page 733 / 1153
» R-tree: A Hardware Implementation
Sort
View
ACSD
2005
IEEE
90views Hardware» more  ACSD 2005»
16 years 20 days ago
Extensible and Scalable Time Triggered Scheduling
The objective of this paper is to present how to design a system that can accommodate additional functionality with either no changes to the design or adding architectural modules...
Wei Zheng, Jike Chong, Claudio Pinello, Sri Kanaja...
ASAP
2005
IEEE
96views Hardware» more  ASAP 2005»
16 years 20 days ago
On-Chip Lookup Tables for Fast Symmetric-Key Encryption
On public communication networks such as the Internet, data confidentiality can be provided by symmetric-key ciphers. One of the most common operations used in symmetric-key ciphe...
A. Murat Fiskiran, Ruby B. Lee
DATE
2005
IEEE
149views Hardware» more  DATE 2005»
16 years 20 days ago
A Public-Key Watermarking Technique for IP Designs
— Sharing IP blocks in today’s competitive market poses significant high security risks. Creators and owners of IP designs want assurances that their content will not be illeg...
Amr T. Abdel-Hamid, Sofiène Tahar, El Mosta...
DATE
2005
IEEE
127views Hardware» more  DATE 2005»
16 years 20 days ago
A Novel Low-overhead Delay Testing Technique for Arbitrary Two-Pattern Test Application
— With increasing process fluctuations in nano-scale technology, testing for delay faults is becoming essential in manufacturing test to complement stuck-at-fault testing. Desig...
Swarup Bhunia, Hamid Mahmoodi-Meimand, Arijit Rayc...
DATE
2005
IEEE
116views Hardware» more  DATE 2005»
16 years 20 days ago
A Complete Network-On-Chip Emulation Framework
Current Systems-On-Chip (SoC) execute applications that demand extensive parallel processing. Networks-OnChip (NoC) provide a structured way of realizing interconnections on silic...
Nicolas Genko, David Atienza, Giovanni De Micheli,...