Sciweavers

5762 search results - page 726 / 1153
» R-tree: A Hardware Implementation
Sort
View
APCCAS
2006
IEEE
271views Hardware» more  APCCAS 2006»
16 years 1 months ago
Leakage Optimized DECAP Design for FPGAs
— On-chip decoupling capacitors (Decaps) are widely used to mitigate on-chip power supply noise. At and below 100nm on-chip decaps face leakage and area overhead problems associa...
Balaji Vaidyanathan, Suresh Srinivasan, Yuan Xie, ...
CCECE
2006
IEEE
16 years 1 months ago
A Software Defined Radio Receiver Architecture for UWB Communications and Positioning
A software defined radio (SDR) receiver architecture is proposed in this paper for ultra-wideband (UWB) applications. Both UWB data communication and positioning functions are imp...
Yanyang Zhao, Ligen Wang, Jean-François Fri...
CLUSTER
2006
IEEE
16 years 1 months ago
Initial Performance Evaluation of the NetEffect 10 Gigabit iWARP Adapter
Interconnect speeds currently surpass the abilities of today’s processors to satisfy their demands. The throughput rate provided by the network simply generates too much protoco...
Dennis Dalessandro, Pete Wyckoff, Gary Montry
179
Voted
DATE
2006
IEEE
104views Hardware» more  DATE 2006»
16 years 1 months ago
Contrasting a NoC and a traditional interconnect fabric with layout awareness
Increasing miniaturization is posing multiple challenges to electronic designers. In the context of Multi-Processor System-onChips (MPSoCs), we focus on the problem of implementin...
Federico Angiolini, Paolo Meloni, Salvatore Carta,...
DATE
2006
IEEE
87views Hardware» more  DATE 2006»
16 years 1 months ago
Supporting task migration in multi-processor systems-on-chip: a feasibility study
With the advent of multi-processor systems-on-chip, the interest in process migration is again on the rise both in research and in product development. New challenges associated w...
Stefano Bertozzi, Andrea Acquaviva, Davide Bertozz...