Sciweavers

5762 search results - page 697 / 1153
» R-tree: A Hardware Implementation
Sort
View
ISCA
1997
IEEE
137views Hardware» more  ISCA 1997»
15 years 11 months ago
VM-Based Shared Memory on Low-Latency, Remote-Memory-Access Networks
Recent technological advances have produced network interfaces that provide users with very low-latency access to the memory of remote machines. We examine the impact of such netw...
Leonidas I. Kontothanassis, Galen C. Hunt, Robert ...
ECBS
1996
IEEE
155views Hardware» more  ECBS 1996»
15 years 11 months ago
Model-Integrated Program Synthesis Environment
In this paper, it is shown that, through the use of Model-Integrated Program Synthesis MIPS, parallel real-time implementations of image processing data ows can be synthesized fro...
Janos Sztipanovits, Gabor Karsai, Hubertus Franke
ISCA
1995
IEEE
120views Hardware» more  ISCA 1995»
15 years 10 months ago
Unconstrained Speculative Execution with Predicated State Buffering
Speculative execution is execution of instructions before it is known whether these instructions should be executed. Compiler-based speculative execution has the potential to achi...
Hideki Ando, Chikako Nakanishi, Tetsuya Hara, Masa...
HPDC
2010
IEEE
15 years 8 months ago
XCo: explicit coordination to prevent network fabric congestion in cloud computing cluster platforms
Large cluster-based cloud computing platforms increasingly use commodity Ethernet technologies, such as Gigabit Ethernet, 10GigE, and Fibre Channel over Ethernet (FCoE), for intra...
Vijay Shankar Rajanna, Smit Shah 0002, Anand Jahag...
SIGMETRICS
2008
ACM
214views Hardware» more  SIGMETRICS 2008»
15 years 7 months ago
HMTT: a platform independent full-system memory trace monitoring system
Memory trace analysis is an important technology for architecture research, system software (i.e., OS, compiler) optimization, and application performance improvements. Many appro...
Yungang Bao, Mingyu Chen, Yuan Ruan, Li Liu, Jianp...