Sciweavers

5762 search results - page 656 / 1153
» R-tree: A Hardware Implementation
Sort
View
FCCM
2007
IEEE
154views VLSI» more  FCCM 2007»
16 years 1 months ago
Code Compressor and Decompressor for Ultra Large Instruction Width Coarse-Grain Reconfigurable Systems
This paper presents a code compression and on-thefly decompression scheme suitable for coarse-grain reconfigurable technologies. A novel unit-grouping dictionary based compression...
Nazish Aslam, Mark Milward, Ioannis Nousias, Tughr...
FCCM
2007
IEEE
101views VLSI» more  FCCM 2007»
16 years 1 months ago
Mapping Real Time Operating System on Reconfigurable Instruction Cell Based Architectures
This paper presents the porting of an RTOS Micro C/OS-II on a novel reconfigurable instruction cell based architecture which fills the gap between DSP, FPGA and ASIC with high per...
Han Wei, Mark Muir, Ioannis Nousias, Tughrul Arsla...
ICRA
2007
IEEE
129views Robotics» more  ICRA 2007»
16 years 1 months ago
Shady3D: A Robot that Climbs 3D Trusses
— This paper describes a truss climbing robot we designed and prototyped. The robot has a minimalist design with three motive degrees of freedom that enable movement along three-...
Yeoreum Yoon, Daniela Rus
IPPS
2007
IEEE
16 years 1 months ago
Evaluation of Remote Memory Access Communication on the Cray XT3
This paper evaluates remote memory access (RMA) communication capabilities and performance on the Cray XT3. We discuss properties of the network hardware and Portals networking so...
Vinod Tipparaju, Andriy Kot, Jarek Nieplocha, Moni...
ISCAS
2007
IEEE
139views Hardware» more  ISCAS 2007»
16 years 1 months ago
A 1GHz Direct Digital Frequency Synthesizer Based on the Quasi-Linear Interpolation Method
—The paper presents a novel architecture for a direct digital frequency synthesizer (DDFS) based on the QuasiLinear interpolation (QLIP) method. The four-segment QLIP is utilized...
Ashkan Ashrafi, Aleksandar Milenkovic, Reza R. Adh...