Sciweavers

5762 search results - page 653 / 1153
» R-tree: A Hardware Implementation
Sort
View
ICIP
2005
IEEE
16 years 8 months ago
High throughput 2D DCT/IDCT processor for video coding
This paper describes the architecture of an 8x8 2-D DCT/IDCT processor with high throughput, reduced hardware, and a parallel-pipeline scheme. This architecture allows the process...
Gustavo A. Ruiz, Juan A. Michell, Angel M. Buron
ICIP
2001
IEEE
16 years 8 months ago
MPEG-7 camera
MPEG-7 camera extends the capabilities of conventional cameras by analyzing its scene in order to generate a contentbased description according to the recently approved MPEG7 stan...
Òscar Divorra Escoda, Rosa M. Figueras i Ve...
DAC
1998
ACM
16 years 8 months ago
Design Reliability - Estimation through Statistical Analysis of Bug Discovery Data
Statistical analysis of bug discovery data is used in the software industry to check the quality of the testing process and estimate the reliability of the tested program. In this...
Yossi Malka, Avi Ziv
CADE
2008
Springer
16 years 7 months ago
Bit Inference
Bit vectors and bit operations are proposed for efficient propositional inference. Bit arithmetic has efficient software and hardware implementations, which can be put to advantage...
Nachum Dershowitz
ASAP
2009
IEEE
144views Hardware» more  ASAP 2009»
16 years 4 months ago
Acceleration of Multiresolution Imaging Algorithms: A Comparative Study
—In this paper we consider a multiresolution filter and its realization on the Cell BE and GPUs. We not only present common and specific optimization strategies undertaken for ...
Richard Membarth, Philipp Kutzer, Hritam Dutta, Fr...