Sciweavers

5762 search results - page 638 / 1153
» R-tree: A Hardware Implementation
Sort
View
ASPDAC
2006
ACM
99views Hardware» more  ASPDAC 2006»
16 years 1 months ago
Programmable numerical function generators based on quadratic approximation: architecture and synthesis method
— This paper presents an architecture and a synthesis method for programmable numerical function generators (NFGs) for trigonometric, logarithmic, square root, and reciprocal fun...
Shinobu Nagayama, Tsutomu Sasao, Jon T. Butler
CONEXT
2006
ACM
16 years 1 months ago
Secure sensor network routing: a clean-slate approach
The deployment of sensor networks in security- and safety-critical environments requires secure communication primitives. In this paper, we design, implement, and evaluate a new s...
Bryan Parno, Mark Luk, Evan Gaustad, Adrian Perrig
CAMP
2005
IEEE
16 years 25 days ago
A Plug-and-Play Architecture for Cognitive Video Stream Analysis
— This paper presents an architecture for cognitive analysis of streaming video, in which a new module can easily be plugged in, to add to or even compete with existing functiona...
Thor List, José Bins, Robert B. Fisher, Dav...
CODES
2005
IEEE
16 years 25 days ago
Novel architecture for loop acceleration: a case study
In this paper, we show a novel approach to accelerate loops by tightly coupling a coprocessor to an ASIP. Latency hiding is used to exploit the parallelism available in this archi...
Seng Lin Shee, Sri Parameswaran, Newton Cheung
CODES
2005
IEEE
16 years 25 days ago
Microcoded coprocessor for embedded secure biometric authentication systems
We design and implement a cryptographic biometric authentication system using a microcoded architecture. The secure properties of the biometric matching process are obtained by me...
Shenglin Yang, Patrick Schaumont, Ingrid Verbauwhe...