Sciweavers

5762 search results - page 635 / 1153
» R-tree: A Hardware Implementation
Sort
View
PDCAT
2007
Springer
16 years 1 months ago
High Throughput Multi-port MT19937 Uniform Random Number Generator
ct There have been many previous attempts to accelerate MT19937 using FPGAs but we believe that we can substantially improve the previous implementations to develop a higher throug...
Vinay Sriram, David Kearney
AHS
2006
IEEE
137views Hardware» more  AHS 2006»
16 years 1 months ago
Genetic Algorithm based Engine for Domain-Specific Reconfigurable Arrays
Domain-specific reconfigurable arrays have shown to provide an efficient trade-off between flexibility of FPGA and performance of ASIC circuit. Nonetheless, the design of these he...
Wing On Fung, Tughrul Arslan, Sami Khawam
ASAP
2006
IEEE
111views Hardware» more  ASAP 2006»
16 years 1 months ago
Fast Bit Compression and Expansion with Parallel Extract and Parallel Deposit Instructions
Current microprocessor instruction set architectures are word oriented, with some subword support. Many important applications, however, can realize substantial performance benefi...
Yedidya Hilewitz, Ruby B. Lee
GLOBECOM
2006
IEEE
16 years 1 months ago
Carrier Offset and Channel Estimation for Cooperative MIMO Sensor Networks
— A cooperative MIMO network is considered with Ns sensors and a collector node with Mc antennas. In a practical implementation of this network, the sensor carriers have relative...
Ronald A. Iltis, Shahnam Mirzaei, Ryan Kastner, Ri...
ICMCS
2006
IEEE
136views Multimedia» more  ICMCS 2006»
16 years 1 months ago
Architecture Analysis for Low-Delay Video Coding
Low-delay video coding is a key technology for video conferencing as well as upcoming remote-monitoring and automotive video applications like rear-view cameras or night vision sy...
Ralf M. Schreier, A. Tushar Iqbal Rahman, Ganesh K...