5762 search results - page 632 / 1153 » R-tree: A Hardware Implementation |
191
click to vote
DAC
2004
ACM
16 years 8 months ago
2004
ACM
Error correcting codes are widely used in communication and storage applications. Codec complexity has usually been measured with a software implementation in mind. A recent hardw...
176
click to vote
DAC
2004
ACM
16 years 8 months ago
2004
ACM
An important primitive in the hardware implementations of linear DSP transforms is a circuit that can multiply an input value by one of several different preset constants. We prop...
162
click to vote
DAC
2006
ACM
16 years 8 months ago
2006
ACM
Packet editing is a fundamental building block of data communication systems such as switches and routers. Circuits that implement this function are critical and define the featur...
158
click to vote
VLSID
2002
IEEE
16 years 7 months ago
2002
IEEE
This paper presents the Smith and Waterman Algorithm-Specific ASIC Design (SWASAD) project. This is a hardware solution that implements the S&W algorithm.. The SWASAD is an imp...
194
click to vote
HPCA
2003
IEEE
16 years 7 months ago
2003
IEEE
We study the hardware cost of implementing hash-tree based verification of untrusted external memory by a high performance processor. This verification could enable applications s...