Sciweavers

5762 search results - page 612 / 1153
» R-tree: A Hardware Implementation
Sort
View
DATE
2000
IEEE
93views Hardware» more  DATE 2000»
15 years 11 months ago
Fast Evaluation of Sequence Pair in Block Placement by Longest Common Subsequence Computation
In [1], Murata et al introduced an elegant representation of block placement called sequence pair. All block placement algorithms which are based on sequence pairs use simulated a...
Xiaoping Tang, D. F. Wong, Ruiqi Tian
IPPS
2000
IEEE
15 years 11 months ago
On the Scheduling Algorithm of the Dynamically Trace Scheduled VLIW Architecture
In a machine that follows the dynamically trace scheduled VLIW (DTSVLIW) architecture, VLIW instructions are built dynamically through an algorithm that can be implemented in hard...
Alberto Ferreira de Souza, Peter Rounce
MICRO
2000
IEEE
68views Hardware» more  MICRO 2000»
15 years 11 months ago
Efficient checker processor design
The design and implementation of a modern microprocessor creates many reliability challenges. Designers must verify the correctness of large complex systems and construct implemen...
Saugata Chatterjee, Christopher T. Weaver, Todd M....
MSS
2000
IEEE
84views Hardware» more  MSS 2000»
15 years 11 months ago
An Overview of Version 0.9.5 Proposed SCSI Device Locks
Symmetric shared disks file systems are functional, versatile, and just plain cool. For these file systems to work, they require a global lock space, acessable to all clients. T...
Andrew P. Barry, Mike Tilstra, Matthew T. O'Keefe,...
DATE
2010
IEEE
148views Hardware» more  DATE 2010»
15 years 11 months ago
Scoped identifiers for efficient bit aligned logging
Abstract--Detailed diagnostic data is a prerequisite for debugging problems and understanding runtime performance in distributed wireless embedded systems. Severe bandwidth limitat...
Roy Shea, Mani B. Srivastava, Young Cho