Sciweavers

5762 search results - page 606 / 1153
» R-tree: A Hardware Implementation
Sort
View
FCCM
2005
IEEE
107views VLSI» more  FCCM 2005»
16 years 27 days ago
Simplifying the Integration of Processing Elements in Computing Systems Using a Programmable Controller
As technology sizes decrease and die area increases, designers are creating increasingly complex computing systems using FPGAs. To reduce design time for new products, the reuse o...
Lesley Shannon, Paul Chow
ISCA
2005
IEEE
172views Hardware» more  ISCA 2005»
16 years 26 days ago
An Ultra Low Power System Architecture for Sensor Network Applications
Recent years have seen a burgeoning interest in embedded wireless sensor networks with applications ranging from habitat monitoring to medical applications. Wireless sensor networ...
Mark Hempstead, Nikhil Tripathi, Patrick Mauro, Gu...
193
Voted
ISPAN
2005
IEEE
16 years 26 days ago
An FPGA-Based Floating-Point Jacobi Iterative Solver
Within the parallel computing domain, field programmable gate arrays (FPGA) are no longer restricted to their traditional role as substitutes for application-specific integrated...
Gerald R. Morris, Viktor K. Prasanna
ISQED
2005
IEEE
84views Hardware» more  ISQED 2005»
16 years 26 days ago
Performance Driven OPC for Mask Cost Reduction
With continued aggressive process scaling in the subwavelength lithographic regime, resolution enhancement techniques (RETs) such as optical proximity correction (OPC) are an inte...
Puneet Gupta, Andrew B. Kahng, Dennis Sylvester, J...
VTS
2005
IEEE
96views Hardware» more  VTS 2005»
16 years 25 days ago
Pseudo-Functional Scan-based BIST for Delay Fault
This paper presents a pseudo-functional BIST scheme that attempts to minimize the over-testing problem of logic BIST for delay and crosstalk-induced failures. The over-testing pro...
Yung-Chieh Lin, Feng Lu, Kwang-Ting Cheng