Sciweavers

5762 search results - page 602 / 1153
» R-tree: A Hardware Implementation
Sort
View
211
Voted
LCN
2008
IEEE
16 years 1 months ago
Real-time performance analysis of Adaptive Link Rate
—High speed links are widely deployed in modern day computer networks to meet the ever growing needs for increasing data bandwidth. However, with the increase in the link rate, t...
Baoke Zhang, Karthik Sabhanatarajan, Ann Gordon-Ro...
DATE
2007
IEEE
99views Hardware» more  DATE 2007»
16 years 1 months ago
A non-intrusive isolation approach for soft cores
Cost effective SOC test strongly hinges on parallel, independent test of SOC cores, which can only be ensured through proper core isolation techniques. While a core isolation mech...
Ozgur Sinanoglu, Tsvetomir Petrov
ICIP
2007
IEEE
16 years 1 months ago
Locally Competitive Algorithms for Sparse Approximation
Practical sparse approximation algorithms (particularly greedy algorithms) suffer two significant drawbacks: they are difficult to implement in hardware, and they are inefficie...
Christopher J. Rozell, Don H. Johnson, Richard G. ...
205
Voted
ISPASS
2007
IEEE
16 years 1 months ago
Simplifying Active Memory Clusters by Leveraging Directory Protocol Threads
Address re-mapping techniques in so-called active memory systems have been shown to dramatically increase the performance of applications with poor cache and/or communication beha...
Dhiraj D. Kalamkar, Mainak Chaudhuri, Mark Heinric...
ISQED
2007
IEEE
206views Hardware» more  ISQED 2007»
16 years 1 months ago
Provisioning On-Chip Networks under Buffered RC Interconnect Delay Variations
Abstract—A Network-on-Chip (NoC) replaces on-chip communication implemented by point-to-point interconnects in a multi-core environment by a set of shared interconnects connected...
Mosin Mondal, Tamer Ragheb, Xiang Wu, Adnan Aziz, ...