Sciweavers

5762 search results - page 596 / 1153
» R-tree: A Hardware Implementation
Sort
View
173
Voted
OSDI
2002
ACM
16 years 7 months ago
Scale and Performance in the Denali Isolation Kernel
This paper describes the Denali isolation kernel, an operating system architecture that safely multiplexes a large number of untrusted Internet services on shared hardware. Denali...
Andrew Whitaker, Marianne Shaw, Steven D. Gribble
DCC
2006
IEEE
16 years 6 months ago
Data Compression with Restricted Parsings
We consider a class of algorithms related to Lempel-Ziv that incorporate restrictions on the manner in which the data can be parsed with the goal of introducing new tradeoffs betwe...
John T. Robinson, Luis Alfonso Lastras-Monta&ntild...
242
Voted
ICCD
2008
IEEE
498views Hardware» more  ICCD 2008»
16 years 4 months ago
Run-time Active Leakage Reduction by power gating and reverse body biasing: An eNERGY vIEW
— Run-time Active Leakage Reduction (RALR) is a recent technique and aims at aggressively reducing leakage power consumption. This paper studies the feasibility of RALR from the ...
Hao Xu, Ranga Vemuri, Wen-Ben Jone
ICCD
2005
IEEE
114views Hardware» more  ICCD 2005»
16 years 4 months ago
Memory Bank Predictors
Cache memories are commonly implemented through multiple memory banks to improve bandwidth and latency. The early knowledge of the data cache bank that an instruction will access ...
Stefan Bieschewski, Joan-Manuel Parcerisa, Antonio...
ICCD
2005
IEEE
102views Hardware» more  ICCD 2005»
16 years 4 months ago
Monitoring Temperature in FPGA based SoCs
FPGA logic densities continue to increase at a tremendous rate. This has had the undesired consequence of increased power density, which manifests itself as higher ondie temperatu...
Sivakumar Velusamy, Wei Huang, John Lach, Mircea R...