Sciweavers

5762 search results - page 581 / 1153
» R-tree: A Hardware Implementation
Sort
View
ISCA
2006
IEEE
114views Hardware» more  ISCA 2006»
16 years 1 months ago
Ensemble-level Power Management for Dense Blade Servers
One of the key challenges for high-density servers (e.g., blades) is the increased costs in addressing the power and heat density associated with compaction. Prior approaches have...
Parthasarathy Ranganathan, Phil Leech, David E. Ir...
MICRO
2006
IEEE
103views Hardware» more  MICRO 2006»
16 years 1 months ago
NoSQ: Store-Load Communication without a Store Queue
This paper presents NoSQ (short for No Store Queue), a microarchitecture that performs store-load communication without a store queue and without executing stores in the outof-ord...
Tingting Sha, Milo M. K. Martin, Amir Roth
ACMMSP
2006
ACM
257views Hardware» more  ACMMSP 2006»
16 years 1 months ago
Memory models for open-nested transactions
Open nesting provides a loophole in the strict model of atomic transactions. Moss and Hosking suggested adapting open nesting for transactional memory, and Moss and a group at Sta...
Kunal Agrawal, Charles E. Leiserson, Jim Sukha
ASPDAC
2006
ACM
140views Hardware» more  ASPDAC 2006»
16 years 1 months ago
A near optimal deblocking filter for H.264 advanced video coding
- We propose a near optimal hardware architecture for deblocking filter in H.264/MPEG-4 AVC. We propose a novel filtering order and a data reuse strategy that result in significant...
Shen-Yu Shih, Cheng-Ru Chang, Youn-Long Lin
ASPLOS
2006
ACM
16 years 1 months ago
A performance counter architecture for computing accurate CPI components
Cycles per Instruction (CPI) stacks break down processor execution time into a baseline CPI plus a number of miss event CPI components. CPI breakdowns can be very helpful in gaini...
Stijn Eyerman, Lieven Eeckhout, Tejas Karkhanis, J...