Sciweavers

5762 search results - page 579 / 1153
» R-tree: A Hardware Implementation
Sort
View
225
Voted
GLOBECOM
2008
IEEE
16 years 1 months ago
Duty-Cycle Optimization in Unslotted 802.15.4 Wireless Sensor Networks
—We present a novel approach for minimizing the energy consumption of medium access control (MAC) protocols developed for duty-cycled wireless sensor networks (WSN) for the unslo...
Sinem Coleri Ergen, Carlo Fischione, Dimitri Maran...
ISCAS
2008
IEEE
85views Hardware» more  ISCAS 2008»
16 years 1 months ago
Frame-parallel design strategy for high definition B-frame H.264/AVC encoder
High Definition (HD) H.264/AVC video compression is the emerging necessity on nowadays home entertainment environment and so on. However, Although B-frame coding scheme provides ...
Yi-Hau Chen, Tzu-Der Chuang, Yu-Han Chen, Chen-Han...
ISCA
2007
IEEE
128views Hardware» more  ISCA 2007»
16 years 1 months ago
Performance and security lessons learned from virtualizing the alpha processor
Virtualization has become much more important throughout the computer industry both to improve security and to support multiple workloads on the same hardware with effective isola...
Paul A. Karger
MICRO
2007
IEEE
108views Hardware» more  MICRO 2007»
16 years 1 months ago
FPGA-Accelerated Simulation Technologies (FAST): Fast, Full-System, Cycle-Accurate Simulators
This paper describes FAST, a novel simulation methodology that can produce simulators that (i) are orders of magnitude faster than comparable simulators, (ii) are cycleaccurate, (...
Derek Chiou, Dam Sunwoo, Joonsoo Kim, Nikhil A. Pa...
DAMON
2007
Springer
16 years 1 months ago
Architectural characterization of XQuery workloads on modern processors
As XQuery rapidly emerges as the standard for querying XML documents, it is very important to understand the architectural characteristics and behaviors of such workloads. A lot o...
Rubao Lee, Bihui Duan, Taoying Liu