Sciweavers

5762 search results - page 572 / 1153
» R-tree: A Hardware Implementation
Sort
View
ISCA
2012
IEEE
260views Hardware» more  ISCA 2012»
13 years 9 months ago
A case for exploiting subarray-level parallelism (SALP) in DRAM
Modern DRAMs have multiple banks to serve multiple memory requests in parallel. However, when two requests go to the same bank, they have to be served serially, exacerbating the h...
Yoongu Kim, Vivek Seshadri, Donghyuk Lee, Jamie Li...
235
Voted
ISCA
2012
IEEE
281views Hardware» more  ISCA 2012»
13 years 9 months ago
LOT-ECC: Localized and tiered reliability mechanisms for commodity memory systems
Memory system reliability is a serious and growing concern in modern servers. Existing chipkill-level memory protection mechanisms suffer from several drawbacks. They activate a l...
Aniruddha N. Udipi, Naveen Muralimanohar, Rajeev B...
TVCG
2012
210views Hardware» more  TVCG 2012»
13 years 9 months ago
Scalable Multivariate Volume Visualization and Analysis Based on Dimension Projection and Parallel Coordinates
—In this paper, we present an effective and scalable system for multivariate volume data visualization and analysis with a novel transfer function interface design that tightly c...
Hanqi Guo, He Xiao, Xiaoru Yuan
SIGMETRICS
2012
ACM
283views Hardware» more  SIGMETRICS 2012»
13 years 9 months ago
Renewable and cooling aware workload management for sustainable data centers
The demand for data center computing increased significantly in recent years resulting in huge energy consumption. Data centers typically comprise three main subsystems: IT equip...
Zhenhua Liu, Yuan Chen, Cullen Bash, Adam Wierman,...
IEEEPACT
2006
IEEE
16 years 1 months ago
Architectural support for operating system-driven CMP cache management
The role of the operating system (OS) in managing shared resources such as CPU time, memory, peripherals, and even energy is well motivated and understood [23]. Unfortunately, one...
Nauman Rafique, Won-Taek Lim, Mithuna Thottethodi