Sciweavers

5762 search results - page 571 / 1153
» R-tree: A Hardware Implementation
Sort
View
SIGMETRICS
2011
ACM
245views Hardware» more  SIGMETRICS 2011»
14 years 10 months ago
Record and transplay: partial checkpointing for replay debugging across heterogeneous systems
Software bugs that occur in production are often difficult to reproduce in the lab due to subtle differences in the application environment and nondeterminism. To address this pr...
Dinesh Subhraveti, Jason Nieh
COMSUR
2011
196views Hardware» more  COMSUR 2011»
14 years 7 months ago
From MANET To IETF ROLL Standardization: A Paradigm Shift in WSN Routing Protocols
—In large networks, a data source may not reach the intended sink in a single hop, thereby requiring the traffic to be routed via multiple hops. An optimized choice of such rout...
Thomas Watteyne, Antonella Molinaro, Maria Grazia ...
DAGSTUHL
2011
14 years 7 months ago
Interactive Isocontouring of High-Order Surfaces
Scientists and engineers are making increasingly use of hp-adaptive discretization methods to compute simulations. While techniques for isocontouring the high-order data generated...
Christian Azambuja Pagot, Joachim E. Vollrath, Fil...
VEE
2012
ACM
234views Virtualization» more  VEE 2012»
14 years 3 months ago
REEact: a customizable virtual execution manager for multicore platforms
With the shift to many-core chip multiprocessors (CMPs), a critical issue is how to effectively coordinate and manage the execution of applications and hardware resources to overc...
Wei Wang, Tanima Dey, Ryan W. Moore, Mahmut Aktaso...
ISCA
2012
IEEE
261views Hardware» more  ISCA 2012»
13 years 9 months ago
RAIDR: Retention-aware intelligent DRAM refresh
Dynamic random-access memory (DRAM) is the building block of modern main memory systems. DRAM cells must be periodically refreshed to prevent loss of data. These refresh operation...
Jamie Liu, Ben Jaiyen, Richard Veras, Onur Mutlu