Sciweavers

5762 search results - page 561 / 1153
» R-tree: A Hardware Implementation
Sort
View
ASPDAC
2005
ACM
109views Hardware» more  ASPDAC 2005»
15 years 9 months ago
Fault tolerant nanoelectronic processor architectures
In this paper we propose a fault-tolerant processor architecture and an associated fault-tolerant computation model capable of fault tolerance in the nanoelectronic environment th...
Wenjing Rao, Alex Orailoglu, Ramesh Karri
ASPDAC
2005
ACM
153views Hardware» more  ASPDAC 2005»
15 years 9 months ago
Design of clocked circuits using UML
– Clocking is an essential component of any embedded system design. However, traditional design techniques are either short of clocking support or too complex for users. The Unif...
Zhenxin Sun, Weng-Fai Wong, Yongxin Zhu, Santhosh ...
ASPDAC
2005
ACM
80views Hardware» more  ASPDAC 2005»
15 years 9 months ago
Synthesis of quantum logic circuits
— The pressure of fundamental limits on classical computation and the promise of exponential speedups from quantum effects have recently brought quantum circuits to the attention...
Vivek V. Shende, Stephen S. Bullock, Igor L. Marko...
DATE
2005
IEEE
164views Hardware» more  DATE 2005»
15 years 9 months ago
Fast and Accurate Transaction Level Modeling of an Extended AMBA2.0 Bus Architecture
Transaction Level Modeling (TLM) approach is used to meet the simulation speed as well as cycle accuracy for large scale SoC performance analysis. We implemented a transaction-lev...
Young-Taek Kim, Taehun Kim, Youngduk Kim, Chulho S...
ECMDAFA
2006
Springer
226views Hardware» more  ECMDAFA 2006»
15 years 9 months ago
Definition and Generation of Data Exchange Formats in AUTOSAR
In this paper we present a methodology supporting the definition of data models on basis of a limited set of well-known UML features, thereby allowing these models to be created an...
Mike Pagel, Mark Brörkens