Sciweavers

5762 search results - page 553 / 1153
» R-tree: A Hardware Implementation
Sort
View
196
Voted
CAV
2006
Springer
128views Hardware» more  CAV 2006»
15 years 11 months ago
Safraless Compositional Synthesis
In automated synthesis, we transform a specification into a system that is guaranteed to satisfy the specification. In spite of the rich theory developed for system synthesis, litt...
Orna Kupferman, Nir Piterman, Moshe Y. Vardi
CAV
2006
Springer
146views Hardware» more  CAV 2006»
15 years 11 months ago
Termination Analysis with Calling Context Graphs
We introduce calling context graphs and various static and theorem proving based analyses that together provide a powerful method for proving termination of programs written in fea...
Panagiotis Manolios, Daron Vroon
CAV
2006
Springer
164views Hardware» more  CAV 2006»
15 years 11 months ago
Allen Linear (Interval) Temporal Logic - Translation to LTL and Monitor Synthesis
The relationship between two well established formalisms for temporal reasoning is first investigated, namely between Allen's interval algebra (or Allen's temporal logic,...
Grigore Rosu, Saddek Bensalem
ECBS
2004
IEEE
93views Hardware» more  ECBS 2004»
15 years 11 months ago
Domain Independent Generative Modeling
Model Integrated Computing employs domainspecific modeling languages for the design of Computer Based Systems and automatically generates their implementation. These system models...
Branislav Kusy, Ákos Lédeczi, Miklos...
DDECS
2006
IEEE
140views Hardware» more  DDECS 2006»
15 years 11 months ago
A Core Generator for Multi-ALU Processors Utilized in Genetic Parallel Programming
Abstract-- Genetic Parallel Programming (GPP) evolves parallel programs for MIMD architectures with multiple arithmetic/logic processors (MAPs). This paper describes a tool intende...
Zbysek Gajda