Sciweavers

5762 search results - page 418 / 1153
» R-tree: A Hardware Implementation
Sort
View
ISCIS
2003
Springer
16 years 2 days ago
Design and Evaluation of a Source Routed Ad Hoc Network
Effects of network parameters on the performance of mobile ad hoc networks (MANETs) have been widely investigated. However, there are certain issues related to the hardware implem...
Faysal Basci, Hakan Terzioglu, Taskin Koçak
DATE
2010
IEEE
124views Hardware» more  DATE 2010»
15 years 12 months ago
Control network generator for latency insensitive designs
—Creating latency insensitive or asynchronous designs from clocked designs has potential benefits of increased modularity and robustness to variations. Several transformations h...
Eliyah Kilada, Kenneth S. Stevens
DATE
2010
IEEE
153views Hardware» more  DATE 2010»
15 years 12 months ago
Recursion-driven parallel code generation for multi-core platforms
—We present Huckleberry, a tool for automatically generating parallel implementations for multi-core platforms from sequential recursive divide-and-conquer programs. The recursiv...
Rebecca L. Collins, Bharadwaj Vellore, Luca P. Car...
DATE
2010
IEEE
121views Hardware» more  DATE 2010»
15 years 12 months ago
Cost modeling and cycle-accurate co-simulation of heterogeneous multiprocessor systems
—In this paper, we present a method to analyze different implementations of stream-based applications on heterogeneous multiprocessor systems. We take both resource usage and per...
Sven van Haastregt, Eyal Halm, Bart Kienhuis
DATE
2010
IEEE
123views Hardware» more  DATE 2010»
15 years 12 months ago
Interconnect delay and slew metrics using the beta distribution
—Integrated circuit process technology is entering the ultra deep submicron era. At this level, interconnect structure becomes very stiff and the metal resistance shielding effec...
Jun-Kuei Zeng, Chung-Ping Chen