Sciweavers

5762 search results - page 412 / 1153
» R-tree: A Hardware Implementation
Sort
View
DATE
2007
IEEE
138views Hardware» more  DATE 2007»
16 years 1 months ago
An ADC-BiST scheme using sequential code analysis
This paper presents a built-in self-test (BiST) scheme for analog to digital converters (ADC) based on a linear ramp generator and efficient output analysis. The proposed analysi...
Erdem Serkan Erdogan, Sule Ozev
DATE
2007
IEEE
102views Hardware» more  DATE 2007»
16 years 1 months ago
Use of statistical timing analysis on real designs
A vast literature has been published on Statistical Static Timing Analysis (SSTA), its motivations, its different implementations and their runtime/accuracy trade-offs. However, v...
A. Nardi, Emre Tuncer, S. Naidu, A. Antonau, S. Gr...
ECBS
2007
IEEE
115views Hardware» more  ECBS 2007»
16 years 1 months ago
Modeling the Functionality of Multi-Functional Software Systems
Today, many software-based, reactive systems offer a multitude of functionality. One way to master the development of such a system is to model its functionality on an abstract le...
Alexander Gruler, Alexander Harhurin, Judith Hartm...
FCCM
2007
IEEE
169views VLSI» more  FCCM 2007»
16 years 1 months ago
FPGA-Based Multigrid Computation for Molecular Dynamics Simulations
Abstract: FPGA-based acceleration of molecular dynamics (MD) has been the subject of several recent studies. Implementing long-range forces, however, has only recently been address...
Yongfeng Gu, Martin C. Herbordt
GLOBECOM
2007
IEEE
16 years 1 months ago
A 10-Gbps High-Speed Single-Chip Network Intrusion Detection and Prevention System
Abstract—Network Intrusion Detection and Prevention Systems (NIDPSs) are vital in the fight against network intrusions. NIDPSs search for certain malicious content in network tr...
N. Sertac Artan, Rajdip Ghosh, Yanchuan Guo, H. Jo...