Sciweavers

5762 search results - page 411 / 1153
» R-tree: A Hardware Implementation
Sort
View
TPCTC
2009
Springer
101views Hardware» more  TPCTC 2009»
16 years 1 months ago
Benchmarking ETL Workflows
Extraction–Transform–Load (ETL) processes comprise complex data workflows, which are responsible for the maintenance of a Data Warehouse. A plethora of ETL tools is currently a...
Alkis Simitsis, Panos Vassiliadis, Umeshwar Dayal,...
DATE
2008
IEEE
91views Hardware» more  DATE 2008»
16 years 1 months ago
Integrating RTL IPs into TLM Designs Through Automatic Transactor Generation
Transaction Level Modeling (TLM) is an emerging design practice for overcoming increasing design complexity. It aims at simplifying the design flow of embedded systems ning and v...
Nicola Bombieri, Nicola Deganello, Franco Fummi
DATE
2008
IEEE
115views Hardware» more  DATE 2008»
16 years 1 months ago
Synthesizing Synchronous Elastic Flow Networks
This paper describes an implementation language and synthesis system for automatically generating latency insensitive synchronous digital designs. These designs decouple behaviora...
Greg Hoover, Forrest Brewer
DATE
2008
IEEE
140views Hardware» more  DATE 2008»
16 years 1 months ago
FPGA Design for Algebraic Tori-Based Public-Key Cryptography
Algebraic torus-based cryptosystems are an alternative for Public-Key Cryptography (PKC). It maintains the security of a larger group while the actual computations are performed i...
Junfeng Fan, Lejla Batina, Kazuo Sakiyama, Ingrid ...
AHS
2007
IEEE
247views Hardware» more  AHS 2007»
16 years 1 months ago
Hybrid Communication Medium for Adaptive SoC Architectures
This paper proposes a hybrid communication medium for on-chip communication targeting adaptive SoC architectures. Unlike the work carried out in literature, where the term “hybr...
Balal Ahmad, Ali Ahmadinia, Tughrul Arslan