Sciweavers

5762 search results - page 405 / 1153
» R-tree: A Hardware Implementation
Sort
View
DSN
2008
IEEE
15 years 8 months ago
Detouring: Translating software to circumvent hard faults in simple cores
CMOS technology trends are leading to an increasing incidence of hard (permanent) faults in processors. These faults may be introduced at fabrication or occur in the field. Wherea...
Albert Meixner, Daniel J. Sorin
144
Voted
FPL
2008
Springer
124views Hardware» more  FPL 2008»
15 years 8 months ago
Direct sigma-delta modulated signal processing in FPGA
The effectiveness of implementing bit-stream signal processing (BSSP) multiplier circuits in FPGAs, in terms of hardware resources and clock frequency, is presented. In particular...
Chiu-Wah Ng, Ngai Wong, Hayden Kwok-Hay So, Tung-S...
FPL
2008
Springer
154views Hardware» more  FPL 2008»
15 years 8 months ago
Numerical function generators using bilinear interpolation
Two-variable numerical functions are widely used in various applications, such as computer graphics and digital signal processing. Fast and compact hardware implementations are re...
Shinobu Nagayama, Tsutomu Sasao, Jon T. Butler
185
Voted
SERSCISA
2010
Springer
15 years 8 months ago
HATS: High Accuracy Timestamping System Based on NetFPGA
The delay and dispersion of the packet train have been widely used in most network measurement tools. The timestamp of the packet is critical for the measurement accuracy. However...
Zhiqiang Zhou, Lin Cong, Guohan Lu, Beixing Deng, ...
CG
2010
Springer
15 years 7 months ago
ftc - Floating precision texture compression
This paper presents new fixed-rate texture compression systems for RGB and RGBA images, which use variable precision differential encoding for the color codewords, resulting in re...
Philipp Klaus Krause