Sciweavers

5762 search results - page 396 / 1153
» R-tree: A Hardware Implementation
Sort
View
DATE
2006
IEEE
94views Hardware» more  DATE 2006»
16 years 27 days ago
Reuse-based test access and integrated test scheduling for network-on-chip
In this paper, we propose a new method for test access and test scheduling in NoC-based system. It relies on a progressive reuse of the network resources for transporting test dat...
Chunsheng Liu, Zach Link, Dhiraj K. Pradhan
ISCAS
2006
IEEE
70views Hardware» more  ISCAS 2006»
16 years 26 days ago
A portable all-digital pulsewidth control loop for SOC applications
—A cell-based all-digital PWCL is presented in this paper. To improve design effort as well as facilitate systemlevel integration, the new design can be developed in hardware des...
Wei Wang, I-Chyn Wey, Chia-Tsun Wu, An-Yeu Wu
DATE
2005
IEEE
100views Hardware» more  DATE 2005»
16 years 14 days ago
OS Debugging Method Using a Lightweight Virtual Machine Monitor
Demands for implementing original OSs that can achieve high I/O performance on PC/AT compatible hardware have recently been increasing, but conventional OS debugging environments ...
Tadashi Takeuchi
EH
2005
IEEE
134views Hardware» more  EH 2005»
16 years 14 days ago
A Move Processor for Bio-Inspired Systems
The structure and operation of multi-cellular organisms relies, among other things, on the specialization of the cells’ physical structure to a finite set of specific operatio...
Gianluca Tempesti, Pierre-André Mudry, Ralp...
ISCAS
2005
IEEE
167views Hardware» more  ISCAS 2005»
16 years 13 days ago
A 33.2M vertices/sec programmable geometry engine for multimedia embedded systems
—This paper proposes a programmable geometry engine (GE) reducing the expensive internal buffers and register files of the conventional programmable GEs and sharing datapaths of ...
Chang-Hyo Yu, Donghyun Kim, Lee-Sup Kim