Sciweavers

5762 search results - page 391 / 1153
» R-tree: A Hardware Implementation
Sort
View
164
Voted
MICRO
1993
IEEE
93views Hardware» more  MICRO 1993»
15 years 11 months ago
Speculative execution exception recovery using write-back suppression
Compiler-controlled speculative execution has been shown to be e ective in increasing the availableinstruction level parallelismILP found in non-numeric programs. An importantpr...
Roger A. Bringmann, Scott A. Mahlke, Richard E. Ha...
DSD
2004
IEEE
129views Hardware» more  DSD 2004»
15 years 10 months ago
Functional Validation of Programmable Architectures
Validation of programmable architectures, consisting of processor cores, coprocessors, and memory subsystems, is one of the major bottlenecks in current Systemon-Chip design metho...
Prabhat Mishra, Nikil D. Dutt
177
Voted
DATE
2006
IEEE
119views Hardware» more  DATE 2006»
15 years 10 months ago
Compiler-driven FPGA-area allocation for reconfigurable computing
In this paper, we propose two FPGA-area allocation algorithms based on profiling results for reducing the impact on performance of dynamic reconfiguration overheads. The problem o...
Elena Moscu Panainte, Koen Bertels, Stamatis Vassi...
APCSAC
2001
IEEE
15 years 10 months ago
Password-Capabilities: Their Evolution from the Password-Capability System into Walnut and Beyond
Since we first devised and defined password-capabilities as a new technique for building capability-based operating systems, a number of research systems around the world have use...
Ronald Pose
IEEEPACT
1998
IEEE
15 years 11 months ago
Sirocco: Cost-Effective Fine-Grain Distributed Shared Memory
Software fine-grain distributed shared memory (FGDSM) provides a simplified shared-memory programming interface with minimal or no hardware support. Originally software FGDSMs tar...
Ioannis Schoinas, Babak Falsafi, Mark D. Hill, Jam...