5762 search results - page 376 / 1153 » R-tree: A Hardware Implementation |
190
click to vote
ICES
1998
Springer
15 years 11 months ago
1998
Springer
In this paper we present a new chromosome representation for evolving digital circuits. The representation is based very closely on the chip architecture of the Xilinx 6216 FPGA. W...
162
click to vote
DATE
1997
IEEE
15 years 11 months ago
1997
IEEE
This paper presents an algorithmic technique based on hybridizing Symbolic Manipulation Techniques based on BDDs with more traditional Explicit solving algorithms. To validate the...
171
click to vote
VTS
1997
IEEE
15 years 11 months ago
1997
IEEE
A new approach for testing the bistable elements (latches and flip-flops) in scan chain circuits is presented. In this approach, we generate test patterns that apply a checking ex...
188
click to vote
ICCAD
1996
IEEE
15 years 11 months ago
1996
IEEE
Abstract - Using the
exibility provided by multiple functionalities we have developed a new approach for permanent fault-tolerance: Heterogeneous BuiltIn-Resiliency (HBIR). HBIR p...
158
click to vote
ICCAD
1996
IEEE
15 years 11 months ago
1996
IEEE
-- In this tutorial we discuss concepts and techniques for the accurate and efficient modeling and extraction of interconnect parasitics in VLSI designs. Due toincreasing operating...