Sciweavers

5762 search results - page 374 / 1153
» R-tree: A Hardware Implementation
Sort
View
ISCAS
1999
IEEE
61views Hardware» more  ISCAS 1999»
15 years 11 months ago
A transformation for computational latency reduction in turbo-MAP decoding
The SOVA and the log-MAP are commonly used in turbo decoding. In this paper, we propose to modify the sliding window MAP-algorithm in [5]to reduce the computational delay even fur...
Arun Raghupathy, K. J. Ray Liu
ISMVL
1999
IEEE
133views Hardware» more  ISMVL 1999»
15 years 11 months ago
Ternary Multiplication Circuits Using 4-Input Adder Cells and Carry Look-Ahead
We introduce a new implementation of a ternary adder with four inputs and two outputs. This ternary adder reduces the number of digits in a multiplication compared with a binary m...
Andreas Herrfeld, Siegbert Hentschke
ITC
1999
IEEE
59views Hardware» more  ITC 1999»
15 years 11 months ago
Static component interconnection test technology in practice
Static Component Interconnection Test Technology (SCITT) is a new XNOR circuit based technology that is used for board-level interconnection test. SCITT provides an easy test meth...
Frans De Jong, Rob Raaijmakers
FPL
1999
Springer
80views Hardware» more  FPL 1999»
15 years 11 months ago
An Internet Based Development Framework for Reconfigurable Computing
The paper presents a development framework for the Xputer prototype Map-oriented Machine with Parallel Data Access (MoM-PDA). The MoM-PDA operates as a reconfigurable accelerator t...
Reiner W. Hartenstein, Michael Herz, Ulrich Nageld...
ASYNC
1998
IEEE
84views Hardware» more  ASYNC 1998»
15 years 11 months ago
Average-Case Optimized Transistor-Level Technology Mapping of Extended Burst-Mode Circuits
We describe an automated method (3D-map) for determining near-optimal decomposed generalized C-element (gC) implementations of extended burst-mode asynchronous controllers. Averag...
Kevin W. James, Kenneth Y. Yun