Sciweavers

5762 search results - page 371 / 1153
» R-tree: A Hardware Implementation
Sort
View
ASAP
2000
IEEE
141views Hardware» more  ASAP 2000»
15 years 11 months ago
Bit Permutation Instructions for Accelerating Software Cryptography
Permutation is widely used in cryptographic algorithms. However, it is not well-supported in existing instruction sets. In this paper, two instructions, PPERM3R and GRP, are propo...
Zhijie Shi, Ruby B. Lee
ASYNC
2000
IEEE
145views Hardware» more  ASYNC 2000»
15 years 11 months ago
Practical Design of Globally-Asynchronous Locally-Synchronous Systems
In this paper we describe a complete design methodology for a globally asynchronous onchip communication network connecting both locally-synchronous and asynchronous modules. Sync...
Jens Muttersbach, Thomas Villiger, Wolfgang Fichtn...
DATE
2000
IEEE
97views Hardware» more  DATE 2000»
15 years 11 months ago
Layout-Oriented Synthesis of High Performance Analog Circuits
This paper presents a methodology towards synthesis of high performance analog circuits. Layout parasitics are estimated and compensated during circuit sizing. Physical layout con...
Mohamed Dessouky, Marie-Minerve Louërat, Jack...
ICCD
2000
IEEE
106views Hardware» more  ICCD 2000»
15 years 11 months ago
Fast Subword Permutation Instructions Using Omega and Flip Network Stages
This paper proposes a new way of efficiently doing arbitrary ¢ -bit permutations in programmable processors modeled on the theory of omega and flip networks. The new omflip ins...
Xiao Yang, Ruby B. Lee
ISSS
2000
IEEE
94views Hardware» more  ISSS 2000»
15 years 11 months ago
A Transformational Approach to Constraint Relaxation of a Time-driven Simulation Model
Time-driven simulation models typically model timing in an idealized way that is over-constrained and cannot be directly implemented. In this paper we present a transformation to ...
Marek Jersak, Ying Cai, Dirk Ziegenbein, Rolf Erns...