Sciweavers

5762 search results - page 367 / 1153
» R-tree: A Hardware Implementation
Sort
View
FPT
2005
IEEE
146views Hardware» more  FPT 2005»
16 years 13 days ago
The Erlangen Slot Machine: Increasing Flexibility in FPGA-Based Reconfigurable Platforms
We present a new concept as well as the implementation of an FPGA-based reconfigurable platform, the Erlangen Slot Machine (ESM). One main advantage of this platform is the possi...
Christophe Bobda, Mateusz Majer, Ali Ahmadinia, Th...
ISCAS
2005
IEEE
103views Hardware» more  ISCAS 2005»
16 years 12 days ago
Low-complexity adaptive algorithms for pre-distortion of power amplifiers
—Adaptive systems have been broadly used in a wide range of applications and can be categorized into linear or nonlinear adaptive systems. Unfortunately, hardware complexity for ...
Kuan-Hung Chen, Tzi-Dar Chiueh
IWSOC
2005
IEEE
141views Hardware» more  IWSOC 2005»
16 years 12 days ago
Design and Optimization of Low-Voltage Low-Power Quasi-Floating Gate Digital Circuits
This paper explores the design and optimization of Quasi-Floating Gate MOS techniques to lowvoltage/low-power digital circuitry. The simulated power consumption of standard CMOS g...
Kenneth A. Townsend, James W. Haslett, Krzysztof I...
MTV
2005
IEEE
81views Hardware» more  MTV 2005»
16 years 12 days ago
Search-Space Optimizations for High-Level ATPG
Our mutation based validation paradigm (MVP) is a validation environment for high-level microprocessor implementations. To be able to efficiently identify and analyze the architec...
Jorge Campos, Hussain Al-Asaad
174
Voted
FPL
2004
Springer
141views Hardware» more  FPL 2004»
16 years 6 days ago
Automatic Synthesis of Efficient Intrusion Detection Systems on FPGAs
—This paper presents a methodology and a tool for automatic synthesis of highly efficient intrusion detection systems using a high-level, graph-based partitioning methodology and...
Zachary K. Baker, Viktor K. Prasanna