5762 search results - page 315 / 1153 » R-tree: A Hardware Implementation |
165
click to vote
ICC
2000
IEEE
15 years 11 months ago
2000
IEEE
— Server responsiveness and scalability are more important than ever in today’s client/server dominated network environments. Recently, researchers have begun to consider clust...
164
click to vote
ICCAD
1996
IEEE
15 years 11 months ago
1996
IEEE
A scan-based BIST scheme is presented which guarantees complete fault coverage with very low hardware overhead. A probabilistic analysis shows that the output of an LFSR which fee...
186
click to vote
ICCAD
1994
IEEE
15 years 11 months ago
1994
IEEE
Existing built-in self test (BIST) strategies require the use of specialized test pattern generation hardware which introduces signi cant area overhead and performance degradation...
194
click to vote
MICRO
1992
IEEE
15 years 10 months ago
1992
IEEE
An important design decision in the implementation of a superscalar processor is the amount of hardware to allocate to the instruction scheduling mechanism. Dynamic scheduling pro...
184
click to vote
ARC
2006
Springer
15 years 10 months ago
2006
Springer
Abstract. This paper presents a hardware architecture for UNIX password cracking using Hellman's time-memory trade-off; it is the first hardware design for a key search machin...