Sciweavers

5762 search results - page 314 / 1153
» R-tree: A Hardware Implementation
Sort
View
MSE
2003
IEEE
101views Hardware» more  MSE 2003»
16 years 5 hour ago
Internet-based Tool for System-On-Chip Project Testing and Grading
A tool has been developed to automate the testing and grading of design projects implemented in reprogrammable hardware. The server allows multiple students to test circuits in FP...
Christopher K. Zuver, Christopher E. Neely, John W...
APCCAS
2002
IEEE
157views Hardware» more  APCCAS 2002»
15 years 11 months ago
Multiplier energy reduction through bypassing of partial products
Designof portablebattery operatedmultimediadevices requires energy-ecient multiplication circuits. This paper presents a novel approach to reduce power consumption of digital mul...
Jun-ni Ohban, Vasily G. Moshnyaga, Koji Inoue
DSD
2002
IEEE
102views Hardware» more  DSD 2002»
15 years 11 months ago
Formal Verification of a DSP Chip Using an Iterative Approach
In this paper we describe a methodology for the formal verification of a DSP chip using the HOL theorem prover. We used an iterative method to specify both the behavioral and stru...
Ali Habibi, Sofiène Tahar, Adel Ghazel
152
Voted
ISCAS
2002
IEEE
121views Hardware» more  ISCAS 2002»
15 years 11 months ago
Analog filter adaptation using a dithered linear search algorithm
A variation of the differential steepest descent algorithm, here called the dithered linear search (DLS), is examined and applied to analog filter adaptation. The DLS algorithm is...
Anthony Chan Carusone, David A. Johns
193
Voted
ISCAS
2002
IEEE
112views Hardware» more  ISCAS 2002»
15 years 11 months ago
Tradeoff analysis of FPGA based elliptic curve cryptography
FPGAs are an attractive platform for elliptic curve cryptography hardware. Since field multiplication is the most critical operation in elliptic curve cryptography, we have studi...
Marcus Bednara, M. Daldrup, Jürgen Teich, Joa...