Sciweavers

5762 search results - page 312 / 1153
» R-tree: A Hardware Implementation
Sort
View
PVM
2004
Springer
16 years 2 days ago
An Initial Analysis of the Impact of Overlap and Independent Progress for MPI
Abstract. The ability to offload functionality to a programmable network interface is appealing, both for increasing message passing performance and for reducing the overhead on t...
Ron Brightwell, Keith D. Underwood, Rolf Riesen
ASPLOS
2010
ACM
15 years 5 months ago
Best-effort semantic document search on GPUs
Semantic indexing is a popular technique used to access and organize large amounts of unstructured text data. We describe an optimized implementation of semantic indexing and docu...
Surendra Byna, Jiayuan Meng, Anand Raghunathan, Sr...
ICPR
2004
IEEE
16 years 7 months ago
An FPGA-Based Architecture for Real Time Image Feature Extraction
We propose a novel FPGA-based architecture for the extraction of four texture features using Gray Level Cooccurrence Matrix (GLCM) analysis. These features are angular second mome...
Dimitrios E. Maroulis, Dimitrios K. Iakovidis, Dim...
DATE
2008
IEEE
107views Hardware» more  DATE 2008»
16 years 1 months ago
Merged Computation for Whirlpool Hashing
This paper presents an improved hardware structure for the computation of the Whirlpool hash function. By merging the round key computation with the data compression and by using ...
Ricardo Chaves, Georgi Kuzmanov, Leonel Sousa, Sta...
ETS
2007
IEEE
105views Hardware» more  ETS 2007»
16 years 1 months ago
Communication-Centric SoC Debug Using Transactions
— The growth in System-on-Chip complexity puts pressure on system verification. Due to limitations in the pre-silicon verification process, errors in hardware and software slip...
Bart Vermeulen, Kees Goossens, Remco van Steeden, ...