Sciweavers

5762 search results - page 307 / 1153
» R-tree: A Hardware Implementation
Sort
View
JUCS
2008
140views more  JUCS 2008»
15 years 6 months ago
Parallel Formulations of Scalar Multiplication on Koblitz Curves
We present an algorithm that by using the and -1 Frobenius operators concurrently allows us to obtain a parallelized version of the classical -and-add scalar multiplication algor...
Omran Ahmadi, Darrel Hankerson, Francisco Rodr&iac...
ISCA
2000
IEEE
78views Hardware» more  ISCA 2000»
15 years 10 months ago
Vector instruction set support for conditional operations
Vector instruction sets are receiving renewed interest because of their applicability to multimedia. Current multimedia instruction sets use short vectors with SIMD implementation...
James E. Smith, Greg Faanes, Rabin A. Sugumar
ICCAD
2003
IEEE
154views Hardware» more  ICCAD 2003»
16 years 3 months ago
Fast, Accurate Static Analysis for Fixed-Point Finite-Precision Effects in DSP Designs
Translating digital signal processing (DSP) software into its finite-precision hardware implementation is often a timeconsuming task. We describe a new static analysis technique ...
Claire Fang Fang, Rob A. Rutenbar, Tsuhan Chen
DATE
2009
IEEE
106views Hardware» more  DATE 2009»
16 years 1 months ago
A low-power ASIP for IEEE 802.15.4a ultra-wideband impulse radio baseband processing
—The IEEE 802.15.4a amendment has introduced ultra-wideband impulse radio (UWB IR) as a promising physical layer for energy-efficient, low data rate communications. A critical p...
Christian Bachmann, Andreas Genser, Jos Hulzink, M...
ISCAS
2008
IEEE
185views Hardware» more  ISCAS 2008»
16 years 1 months ago
A full-custom design of AES SubByte module with signal independent power consumption
—A full-custom design of AES SubByte module based on Sense Amplifier Based Logic is proposed in this paper. Power consumption of this design is independent of both value and sequ...
Liang Li, Jun Han, Xiaoyang Zeng, Jia Zhao