Sciweavers

5762 search results - page 294 / 1153
» R-tree: A Hardware Implementation
Sort
View
FPL
2008
Springer
104views Hardware» more  FPL 2008»
15 years 8 months ago
FPGA family composition and effects of specialized blocks
Field-Programmable Gate Arrays (FPGAs) have gained wide acceptance among low- to medium-volume applications. However, there are gaps between FPGA and custom implementations in ter...
Pongstorn Maidee, Nagib Hakim, Kia Bazargan
FSE
2005
Springer
118views Cryptology» more  FSE 2005»
16 years 7 days ago
A Side-Channel Analysis Resistant Description of the AES S-Box
So far, efficient algorithmic countermeasures to secure the AES algorithm against (first-order) differential side-channel attacks have been very expensive to implement. In this a...
Elisabeth Oswald, Stefan Mangard, Norbert Pramstal...
ISCAS
2003
IEEE
168views Hardware» more  ISCAS 2003»
15 years 12 months ago
Hardware-oriented optimization and block-level architecture design for MPEG-4 FGS encoder
MPEG-4 Fine Granularity Scalability (FGS) provides bandwidth adaptation and error resilience features for streaming applications. In this paper. by estimating the required computa...
Chih-Wei Hsu, Yung-Chi Chang, Wei-Min Chao, Liang-...
ISLPED
2000
ACM
107views Hardware» more  ISLPED 2000»
15 years 11 months ago
Low power mixed analog-digital signal processing
The power consumption of mixed-signal systems featured by an analog front-end, a digital back-end, and with signal processing tasks that can be computed with multiplications and a...
Mattias Duppils, Christer Svensson
ASPDAC
1995
ACM
108views Hardware» more  ASPDAC 1995»
15 years 10 months ago
Synthesis-for-testability using transformations
- We address the problem of transforming a behavioral specification so that synthesis of a testable implementation from the new specification requires significantly less area and ...
Miodrag Potkonjak, Sujit Dey, Rabindra K. Roy