Sciweavers

5762 search results - page 293 / 1153
» R-tree: A Hardware Implementation
Sort
View
FPL
2006
Springer
123views Hardware» more  FPL 2006»
15 years 10 months ago
Improved Interpolation and System Integration for FPGA-Based Molecular Dynamics Simulations
: FPGA-based acceleration of molecular dynamics (MD) has been the subject of several recent studies. Here we describe a new non-bonded force computation pipeline implemented on a 2...
Yongfeng Gu, Tom Van Court, Martin C. Herbordt
ICCAD
1998
IEEE
79views Hardware» more  ICCAD 1998»
15 years 10 months ago
Reencoding for cycle-time minimization under fixed encoding length
This paper presents efficient reencoding and resynthesis algorithms for cycle-time minimization of multilevel implementations of synchronous finite state machines (FSMs) under a fi...
Balakrishnan Iyer, Maciej J. Ciesielski
ISSS
1997
IEEE
92views Hardware» more  ISSS 1997»
15 years 10 months ago
Synthesising Controllers from Real-Time Specifications
We present an algorithm for synthesising controllers specified in a subset of the interval temporal logic Duration Calculus [13]. The synthesised controllers are given as PLC-Auto...
Henning Dierks
CAV
2008
Springer
121views Hardware» more  CAV 2008»
15 years 8 months ago
The Barcelogic SMT Solver
This is the first system description of the Barcelogic SMT solver, which implements all techniques that our group has been developing over the last four years as well as state-of-t...
Miquel Bofill, Robert Nieuwenhuis, Albert Oliveras...
DATE
2008
IEEE
113views Hardware» more  DATE 2008»
15 years 8 months ago
Run-time Spatial Mapping of Streaming Applications to a Heterogeneous Multi-Processor System-on-Chip (MPSOC)
In this paper, the problem of spatial mapping is defined. Reasons are presented to show why performing spatial mappings at run-time is both necessary and desirable and criteria fo...
Philip K. F. Hölzenspies, Johann Hurink, Jan ...