Sciweavers

5762 search results - page 285 / 1153
» R-tree: A Hardware Implementation
Sort
View
DATE
2005
IEEE
84views Hardware» more  DATE 2005»
16 years 9 days ago
A Decompilation Approach to Partitioning Software for Microprocessor/FPGA Platforms
In this paper, we present a software compilation approach for microprocessor/FPGA platforms that partitions a software binary onto custom hardware implemented in the FPGA. Our app...
Greg Stitt, Frank Vahid
MTV
2005
IEEE
101views Hardware» more  MTV 2005»
16 years 8 days ago
Exploiting an I-IP for both Test and Silicon Debug of Microprocessor Cores
Semiconductor manufacturers aim at deliver new devices within shorter times in order to gain market shares. First silicon debug is an important issue in order to minimize the time...
Paolo Bernardi, Michelangelo Grosso, Maurizio Reba...
ICCS
2005
Springer
16 years 6 days ago
A Comparative Study of Acceleration Techniques for Geometric Visualization
Abstract. Nowadays computer graphics hardware presents a series of characteristics, such as AGP memory, vertex cache, etc., that can be used for real-time rendering. The aim of thi...
Pascual Castelló, J. Francisco Ramos, Migue...
SIGMOD
2010
ACM
277views Database» more  SIGMOD 2010»
15 years 11 months ago
Glacier: a query-to-hardware compiler
Field-programmable gate arrays (FPGAs) are a promising technology that can be used in database systems. In this demonstration we show Glacier, a library and a compiler that can be...
René Müller, Jens Teubner, Gustavo Alo...
ITC
2000
IEEE
101views Hardware» more  ITC 2000»
15 years 11 months ago
Deterministic partitioning techniques for fault diagnosis in scan-based BIST
A deterministic partitioning technique for fault diagnosis in Scan-Based BIST is proposed. Properties of high quality partitions for improved fault diagnosis times are identified...
Ismet Bayraktaroglu, Alex Orailoglu