Sciweavers

5762 search results - page 281 / 1153
» R-tree: A Hardware Implementation
Sort
View
FPL
2009
Springer
148views Hardware» more  FPL 2009»
15 years 11 months ago
Comparing fine-grained performance on the Ambric MPPA against an FPGA
A simple image-processing application is implemented on the Ambric MPPA and an FPGA, using a similar implementation for both devices. FPGAs perform extremely well on this kind of ...
Brad L. Hutchings, Brent E. Nelson, Stephen West, ...
FPL
2007
Springer
154views Hardware» more  FPL 2007»
16 years 25 days ago
Physical Unclonable Functions, FPGAs and Public-Key Crypto for IP Protection
In recent years, IP protection of FPGA hardware designs has become a requirement for many IP vendors. To this end solutions have been proposed based on the idea of bitstream encry...
Jorge Guajardo, Sandeep Kumar, Geert Jan Schrijen,...
DATE
2006
IEEE
151views Hardware» more  DATE 2006»
16 years 22 days ago
An 830mW, 586kbps 1024-bit RSA chip design
This paper presents an RSA hardware design that simultaneously achieves high-performance and lowpower. A bit-oriented, split modular multiplication algorithm and architecture are ...
Chingwei Yeh, En-Feng Hsu, Kai-Wen Cheng, Jinn-Shy...
ISCAS
2006
IEEE
70views Hardware» more  ISCAS 2006»
16 years 21 days ago
Power aware learning for class AB analogue VLSI neural network
—Recent research into artificial neural networks (ANN) has highlighted the potential of using compact analogue ANN hardware cores in embedded mobile devices, where power consumpt...
S. S. Modi, P. R. Wilson, A. D. Brown
IH
2001
Springer
15 years 11 months ago
Intellectual Property Metering
Abstract. We have developed the first hardware and software (intellectual property) metering scheme that enables reliable low overhead proofs for the number of manufactured parts a...
Farinaz Koushanfar, Gang Qu, Miodrag Potkonjak