Sciweavers

5762 search results - page 276 / 1153
» R-tree: A Hardware Implementation
Sort
View
WIOPT
2010
IEEE
15 years 5 months ago
Field measurements of 802.11 collision, noise and hidden-node loss rates
—In this paper we present the first field measurements taken using a new approach proposed in [1] for measuring link impairments in 802.11 WLANs. This uses a sender-side MAC/PH...
Douglas J. Leith, David Malone
JDCTA
2010
102views more  JDCTA 2010»
15 years 1 months ago
A Novel Pixel Line Based Algorithm for Line Generation
Straight line is the most basic element of graphics, and it is of great significance to study fast algorithm of line generating. On the basis of Bresenham algorithm, this paper co...
Yu-rong Li, Fu-guo Dong
PPL
2008
144views more  PPL 2008»
15 years 6 months ago
Rapid Prototyping of the Data-Driven Chip-Multiprocessor (d2-CMP) Using FPGAs
This paper presents the FPGA implementation of the prototype for the Data-Driven Chip-Multiprocessor (D2-CMP). In particular, we study the implementation of a Thread Synchronizati...
Konstantinos Tatas, Costas Kyriacou, Paraskevas Ev...
FPL
2004
Springer
80views Hardware» more  FPL 2004»
16 years 1 days ago
Secure Logic Synthesis
This paper describes the synthesis of dynamic differential logic to increase the resistance of FPGAs against Differential Power Analysis. Compared with an existing technique, it sa...
Kris Tiri, Ingrid Verbauwhede
ISCAS
2003
IEEE
112views Hardware» more  ISCAS 2003»
15 years 12 months ago
A low-power adaptive integrate-and-fire neuron circuit
We present a low-power analog circuit for implementing a model of a leaky integrate and fire neuron. Next to being optimized for low-power consumption, the proposed circuit inclu...
Giacomo Indiveri