Sciweavers

5762 search results - page 266 / 1153
» R-tree: A Hardware Implementation
Sort
View
157
Voted
ISVLSI
2002
IEEE
104views VLSI» more  ISVLSI 2002»
15 years 11 months ago
Scalable VLSI Architecture for GF(p) Montgomery Modular Inverse Computation
Modular inverse computation is needed in several public key cryptographic applications. In this work, we present two VLSI hardware implementations used in the calculation of Montg...
Adnan Abdul-Aziz Gutub, Alexandre F. Tenca, &Ccedi...
182
Voted
DATE
2000
IEEE
140views Hardware» more  DATE 2000»
15 years 11 months ago
Resolution of Dynamic Memory Allocation and Pointers for the Behavioral Synthesis from C
-- One of the greatest challenges in C/C++-based design methodology is to efficiently map C/C++ models into hardware. Many of the networking and multimedia applications implemente...
Luc Séméria, Koichi Sato, Giovanni D...
MICRO
2002
IEEE
121views Hardware» more  MICRO 2002»
15 years 6 months ago
Convergent scheduling
Convergent scheduling is a general framework for instruction scheduling and cluster assignment for parallel, clustered architectures. A convergent scheduler is composed of many ind...
Walter Lee, Diego Puppin, Shane Swenson, Saman P. ...
SIGMETRICS
2002
ACM
107views Hardware» more  SIGMETRICS 2002»
15 years 6 months ago
Passage time distributions in large Markov chains
Probability distributions of response times are important in the design and analysis of transaction processing systems and computercommunication systems. We present a general tech...
Peter G. Harrison, William J. Knottenbelt
SIGMETRICS
2002
ACM
118views Hardware» more  SIGMETRICS 2002»
15 years 6 months ago
Robust traffic engineering: game theoretic perspective
On-line routing algorithms deal with requests as they arrive without assuming any knowledge of the underlying process that generates the streams of requests. By contrast, off-line...
Vladimir Marbukh