Sciweavers

5762 search results - page 265 / 1153
» R-tree: A Hardware Implementation
Sort
View
ICDE
2011
IEEE
235views Database» more  ICDE 2011»
14 years 10 months ago
Fast data analytics with FPGAs
—The rapidly increasing amount of data available for real-time analysis (i.e., so-called operational business intelligence) is creating an interesting opportunity for creative ap...
Louis Woods, Gustavo Alonso
SAC
2011
ACM
14 years 9 months ago
I4Copter: an adaptable and modular quadrotor platform
Quadrotor helicopters are micro air vehicles with vertical take-off and landing capabilities controlled by varying the rotation speed of four fixed pitch propellers. Due to their...
Peter Ulbrich, Rüdiger Kapitza, Christian Har...
ASPDAC
2012
ACM
253views Hardware» more  ASPDAC 2012»
14 years 2 months ago
An integrated and automated memory optimization flow for FPGA behavioral synthesis
Behavioral synthesis tools have made significant progress in compiling high-level programs into register-transfer level (RTL) specifications. But manually rewriting code is still ...
Yuxin Wang, Peng Zhang, Xu Cheng, Jason Cong
AHS
2006
IEEE
142views Hardware» more  AHS 2006»
16 years 22 days ago
On-Chip Evolution Using a Soft Processor Core Applied to Image Recognition
To increase the flexibility of single-chip evolvable hardware systems, we explore possibilities of systems with the evolutionary algorithm implemented in software on an onchip pr...
Kyrre Glette, Jim Torresen, Moritoshi Yasunaga, Yo...
HIPEAC
2010
Springer
16 years 3 months ago
Low-Overhead, High-Speed Multi-core Barrier Synchronization
Whereas efficient barrier implementations were once a concern only in high-performance computing, recent trends in core integration make the topic relevant even for general-purpos...
John Sartori, Rakesh Kumar