Sciweavers

5762 search results - page 261 / 1153
» R-tree: A Hardware Implementation
Sort
View
FPL
2005
Springer
113views Hardware» more  FPL 2005»
16 years 5 days ago
A Reconfigurable Perfect-Hashing Scheme for Packet Inspection
In this paper, we consider scanning and analyzing packets in order to detect hazardous contents using pattern matching. We introduce a hardware perfect-hashing technique to access...
Ioannis Sourdis, Dionisios N. Pnevmatikatos, Steph...
FPL
1995
Springer
152views Hardware» more  FPL 1995»
15 years 10 months ago
Compiling Ruby into FPGAs
This paper presents an overview of a prototype hardware compiler which compiles a design expressed in the Ruby language into FPGAs. The features of two important modules, the re ne...
Shaori Guo, Wayne Luk
DSD
2005
IEEE
105views Hardware» more  DSD 2005»
16 years 8 days ago
Improved Fault Emulation for Synchronous Sequential Circuits
Current paper presents new alternatives for accelerating the task of fault simulation for sequential circuits by hardware emulation on FPGA. Fault simulation is an important subta...
Jaan Raik, Peeter Ellervee, Valentin Tihhomirov, R...
187
Voted
DATE
2000
IEEE
116views Hardware» more  DATE 2000»
15 years 11 months ago
An Object Oriented Design Method for Reconfigurable Computing Systems
We present a novel method for developing reconfigurable systems targeted at embedded system applications. We show how an existing object oriented design method (MOOSE) has been ad...
Martyn Edwards, Peter Green
ATS
1998
IEEE
114views Hardware» more  ATS 1998»
15 years 11 months ago
Design and Simulation of a RISC-Based 32-bit Embedded On-Board Computer
This paper presents the design and simulation method for developing a RISC-based 32-bit embedded on-board computer. Instead of the conventional breadboarded prototype, (1) we used...
Zhen Guo, He Li, Shuling Guo, Dongsheng Wang