Sciweavers

5762 search results - page 258 / 1153
» R-tree: A Hardware Implementation
Sort
View
RV
2010
Springer
153views Hardware» more  RV 2010»
15 years 4 months ago
Run-Time Verification of Networked Software
Most applications that are in use today inter-operate with other applications, so-called peers, over a network. The analysis of such distributed applications requires that the effe...
Cyrille Valentin Artho
ERSA
2009
146views Hardware» more  ERSA 2009»
15 years 4 months ago
Programming Model and Low-level Language for a Coarse-Grained Reconfigurable Multimedia Processor
We present the architecture and programming model for MORA, a coarse-grained reconfigurable processor aimed at multimedia applications. The MORA architecure is a MIMD machine consi...
Wim Vanderbauwhede, Martin Margala, Sai Rahul Chal...
ERSA
2009
131views Hardware» more  ERSA 2009»
15 years 4 months ago
Acceleration of Optical-Flow Extraction Using Dynamically Reconfigurable ALU Arrays
An effective way to implement image processing applications is to use embedded processors with dynamically reconfigurable accelerator cores. The processing speed of these processor...
Hasitha Muthumala Waidyasooriya, Masanori Hariyama...
ERSA
2009
107views Hardware» more  ERSA 2009»
15 years 4 months ago
Towards Effective Modeling and Programming Multi-core Tiled Reconfigurable Architectures
For a generic flexible efficient array antenna receiver platform a hierarchical reconfigurable tiled architecture has been proposed. The architecture provides a flexible reconfigur...
Kenneth C. Rovers, Marcel D. van de Burgwal, Jan K...
ICCAD
2009
IEEE
98views Hardware» more  ICCAD 2009»
15 years 4 months ago
A rigorous framework for convergent net weighting schemes in timing-driven placement
We present a rigorous framework that defines a class of net weighting schemes in which unconstrained minimization is successively performed on a weighted objective. We show that, ...
Tony F. Chan, Jason Cong, Eric Radke