Sciweavers

5762 search results - page 253 / 1153
» R-tree: A Hardware Implementation
Sort
View
ECBS
2007
IEEE
86views Hardware» more  ECBS 2007»
16 years 29 days ago
A Partitioning Analysis of the .NET Common Language Runtime
Microsoft's .NET platform was developed to simplify development of Windows applications. At the core of the .Net platform is a virtual machine known as the Common Language Ru...
Joshua R. Dick, Kenneth B. Kent, Joseph C. Libby
MAM
2008
150views more  MAM 2008»
15 years 6 months ago
FPGA based string matching for network processing applications
String matching is a key problem in many network processing applications. Current implementations of this process using software are time consuming and cannot meet gigabit bandwid...
Janardhan Singaraju, John A. Chandy
116
Voted
DATE
2009
IEEE
112views Hardware» more  DATE 2009»
16 years 1 months ago
Finite Precision bit-width allocation using SAT-Modulo Theory
This paper explores the use of SAT-Modulo Theory in determination of bit-widths for finite precision implementation of numerical calculations, specifically in the context of sci...
Adam B. Kinsman, Nicola Nicolici
ASPDAC
2009
ACM
255views Hardware» more  ASPDAC 2009»
16 years 1 months ago
A low-power FPGA based on autonomous fine-grain power-gating
— This is the first implementation of an FPGA based on autonomous fine-grain power-gating. To cut the power consumption of clock network and detect the activity of the cell e...
Shota Ishihara, Masanori Hariyama, Michitaka Kamey...
IOLTS
2000
IEEE
84views Hardware» more  IOLTS 2000»
15 years 11 months ago
Self-Testing of FPGA Delay Faults in the System Environment
We propose a procedure for self-testing of an FPGA programmed to implement a user-defined function. The procedure is intended to improve the detectability of FPGA delay faults. Th...
Andrzej Krasniewski