Sciweavers

5762 search results - page 249 / 1153
» R-tree: A Hardware Implementation
Sort
View
ISCA
1999
IEEE
104views Hardware» more  ISCA 1999»
15 years 11 months ago
Is SC + ILP=RC?
Sequential consistency (SC) is the simplest programming interface for shared-memory systems but imposes program order among all memory operations, possibly precluding high perform...
Chris Gniady, Babak Falsafi, T. N. Vijaykumar
CODES
2011
IEEE
14 years 6 months ago
SoC-TM: integrated HW/SW support for transactional memory programming on embedded MPSoCs
Two overriding concerns in the development of embedded MPSoCs are ease of programming and hardware complexity. In this paper we present SoC-TM, an integrated HW/SW solution for tr...
Cesare Ferri, Andrea Marongiu, Benjamin Lipton, R....
IOLTS
2002
IEEE
127views Hardware» more  IOLTS 2002»
15 years 11 months ago
Fault Tolerance Evaluation Using Two Software Based Fault Injection Methods
A silicon independent C-Based model of the TTP/C protocol was implemented within the EU-founded project FIT. The C-based model is integrated in the C-Sim simulation environment. T...
Astrit Ademaj, Petr Grillinger, Pavel Herout, Jan ...
ISCA
1994
IEEE
123views Hardware» more  ISCA 1994»
15 years 10 months ago
Software-Extended Coherent Shared Memory: Performance and Cost
This paper evaluates the tradeoffs involved in the design of the software-extended memory system of Alewife, a multiprocessor architecturethat implements coherentsharedmemorythrou...
David Chaiken, Anant Agarwal
CHARME
2001
Springer
73views Hardware» more  CHARME 2001»
15 years 11 months ago
A Framework for Microprocessor Correctness Statements
Abstract Most verifications of out-of-order microprocessors compare state-machine-based implementations and specifications, where the specification is based on the instruction-s...
Mark Aagaard, Byron Cook, Nancy A. Day, Robert B. ...