Sciweavers

5762 search results - page 243 / 1153
» R-tree: A Hardware Implementation
Sort
View
ISMVL
1998
IEEE
105views Hardware» more  ISMVL 1998»
15 years 11 months ago
A Review of Multiple-Valued Memory Technology
This paper provides a brief overview of semiconductor memory design from the perspective of the impact multiplevalued circuit techniques are making on modern day implementations. ...
P. Glenn Gulak
VLSISP
2002
93views more  VLSISP 2002»
15 years 6 months ago
Efficient VLSI Architectures for Multiuser Channel Estimation in Wireless Base-Station Receivers
Abstract. This paper presents a reduced-complexity, fixed-point algorithm and efficient real-time VLSI architectures for multiuser channel estimation, one of the core baseband proc...
Sridhar Rajagopal, Srikrishna Bhashyam, Joseph R. ...
ICES
2010
Springer
217views Hardware» more  ICES 2010»
15 years 4 months ago
Markerless Articulated Human Body Tracking from Multi-view Video with GPU-PSO
In this paper, we describe the GPU implementation of a markerless full-body articulated human motion tracking system from multi-view video sequences acquired in a studio environmen...
Luca Mussi, Spela Ivekovic, Stefano Cagnoni
DATE
2008
IEEE
168views Hardware» more  DATE 2008»
16 years 1 months ago
A methodology for improving software design lifecycle in embedded control systems
Control design and real-time implementation are usually performed in isolation. The effects of the computer implementation on control system performance are still evaluated on the...
Mohamed El Mongi Ben Gaid, Rémy Kocik, Yves...
FPL
2009
Springer
105views Hardware» more  FPL 2009»
15 years 11 months ago
Towards a viable out-of-order soft core: Copy-Free, checkpointed register renaming
As a step torward a viable, single-issue out-of-order soft core, this work presents Copy-Free Checkpointing (CFC), an FPGA-friendly register renaming design. CFC supports speculat...
Kaveh Aasaraai, Andreas Moshovos