Sciweavers

5762 search results - page 240 / 1153
» R-tree: A Hardware Implementation
Sort
View
CCR
1999
138views more  CCR 1999»
15 years 6 months ago
Context-agile encryption for high speed communication networks
Different applications have different security requirements for data privacy, data integrity, and authentication. Encryption is one technique that addresses these requirements. En...
Lyndon G. Pierson, Edward L. Witzke, Mark O. Bean,...
DSD
2010
IEEE
162views Hardware» more  DSD 2010»
15 years 5 months ago
A Parallel for Loop Memory Template for a High Level Synthesis Compiler
—We propose a parametrized memory template for applications with parallel for loops. The template’s parameters reflect important trade-offs made during system design. The temp...
Craig Moore, Wim Meeus, Harald Devos, Dirk Strooba...
ICCAD
2010
IEEE
119views Hardware» more  ICCAD 2010»
15 years 4 months ago
Symbolic system level reliability analysis
Abstract--More and more embedded systems provide a multitude of services, implemented by a large number of networked hardware components. In early design phases, dimensioning such ...
Michael Glaß, Martin Lukasiewycz, Felix Reim...
ANCS
2009
ACM
15 years 4 months ago
A NFA-based programmable regular expression match engine
Pattern matching is the most computation intensive task of a network intrusion detection system (NIDS). In this paper we present a hardware architecture to speed up the pattern mat...
Derek Pao
ASAP
2011
IEEE
228views Hardware» more  ASAP 2011»
14 years 6 months ago
A high-performance, low-power linear algebra core
—Achieving high-performance while reducing power consumption is a key concern as technology scaling is reaching its limits. It is well-accepted that application-specific custom ...
Ardavan Pedram, Andreas Gerstlauer, Robert A. van ...